


Overcoming the Red Brick Walls



Paolo Gargini
Chairman ITRS
IEEE Fellow

Director of Technology Strategy
Intel Fellow




2008 ISS US

Agenda

- Yesterday
- Today
- Tomorrow
- The Day after Tomorrow

The First Bipolar Transistors



1947. J. Bardeen and W. Brattain

“...failures of attempts to make field-effect transistors became <creative failures> by creating the program that discovered the point-contact transistor”

1963. W. B. Shockley

“...Bardeen and I were simply trying to make a good <Field Effect> device and as a result we were put in the position to observe, for the first time, a phenomenon now called the <Transistor Effect> and to use this to make a transistor”.



1974. W. Brattain



1948. W.B. Shockley

The first junction transistor.

The First Planar Integrated Circuit 1961



Moore's Law - 1965





Fig. 1. Estimated relative cost per component vs. complexity for a typical integrated function for three different times.

FAIRCHILD
MICROELECTRONICS



“Reduced cost is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate.”

Electronics, Volume 38, Number 8, **April 19, 1965**

1967: Minimizing Surface States

J. Electrochem. Soc.: SOLID STATE SCIENCE

March 1967

Characteristics of the Surface-State Charge (Q_{ss}) of Thermally Oxidized Silicon

B. E. Deal, M. Sklar, A. S. Grove, and E. H. Snow

Research and Development Laboratories, Fairchild Semiconductor, Palo Alto, California





Fig. 5. Illustration of the reversibility of heat treatment effects on the surface-state charge density Q_{ss} .

2008 ISS US

The MOS Integrated Circuit Takes Off in 1966

- Fairchild's first MOS integrated circuit product – a dual J-K flip-flop.



The Silicon Gate Takes Off!

IEEE Spectrum October, 1969

28

Silicon-gate technology

Low-cost, large-scale integrated electronics based on metal-oxide-semiconductor design benefits from the application of silicon-gate technology

L. L. Vadasz, A. S. Grove, T. A. Rowe, G. E. Moore Intel Corporation


The Intel logo, consisting of the word "intel" in a lowercase, sans-serif font. The letters are white and set against a blue background.

2008 ISS US

Commercialization of MOS

- **1969. 1101, 6T, 256 SRAM produced**
- **1970. 1103, 3T, 1Kbit DRAM produced**
- **1971. 2101/2, 6T, 1Kbit SRAM produced**
- **1971. 1702, 2Kbit EPROM produced**
- **1971. 4004 MPU produced**
- **1972. 2104, 1T, 4Kbit DRAM produced**


Second Update of Moore's Law



International Electron Device Meeting, December 1975

2008 ISS US

Transistor Components



$$V_G = V_D = V_{DD} - V_T$$

$$\frac{I_{\text{DSat}}}{W} \sim \frac{1}{2} \left[\frac{\epsilon_0 \epsilon_s}{t_{\text{ox}}} \right] \left[\frac{\mu}{Lg} \right] (V_{\text{DD}} - V_{\text{T}})^2$$


Charge


Power

2008 ISS US

1994 NTRS

	1995 0.35 μm	1998 0.25 μm	2001 0.18 μm	2004 0.13 μm	2007 0.10 μm	2010 0.07 μm
Isolation	LOCOS/ STI †/SOI	STI †/SOI				
Gate oxide	thermal	thermal/rapid thermal oxidation				
Gate electrode	n; n/p poly; poly/ silicide					
Source/drain	LDD*/MD D ‡; S/D ext	same + raised S/D				
Interconnect	planar					
Wires	Al based	Al, Cu (thick)				
Interlevel dielectric	oxide	oxide; air; polyimide; low dielectric				
Via studs	W	W/Al/Cu				





*LDD - lightly doped drain


†STI - shallow trench isolation

‡MDD - medium doped drain

Table 6 Logic Technology Characteristics

From My Files

Gate Dielectric Scaling



1997 NTRS

First Year of IC Production

1997

1999

2001

2003

2006

2009

2012

THERMAL/THIN FILMS

Gate dielectric

Silicon oxide

Oxynitride/silicon nitride

Alternate high κ dielectric

Dual doped poly with silicide

Gate electrode

Selective Ti silicide

Alternate gate material

Sidewall spacer

Oxides/nitrides/oxynitride

Alternate sidewall material

GATE ETCH

High density plasma

ICP

ECR

Helicon

Future etches

Neutral stream

2006-2009


 Research Required

 Development Underway


 Qualification/Pre-Production

This legend indicates the time during which research, development, and qualification/pre-production should be taking place for the solution.

Geometrical Scaling Limitations



- S/D Leakage
- Gate Leakage
- S/D Resistance
- Decreased Mobility



1998 ITRS Update

- Participation extended to: EECA, EIAJ, KSIA, TSIA at WSC on April 23, 1998
- 1st Meeting held on July 10/11, 1998 in San Francisco
- 2nd meeting held on December 10/11, 1998 at SFO
- 50% of tables in 1997 NTRS required some changes
- 1998 ITRS Update posted on web in April 1999



CMOS Future Directions

1970-2004

Traditional Scaling

70%/2-3year

Features

2005-2014

Equivalent Scaling

70% / 2-3year

Innovation



2000-2014

Integrated Solutions

2X Perf

SOC, SIP, 3D

2010-20XX

New Devices


Nanotech

ITRS 7/11/1998


From My Files



The Ideal MOS Transistor



**Fully Surrounding
Metal Electrode**



**Fully Enclosed,
Depleted
Semiconductor**

**High-K
Gate Insulator**


**Band Engineered
Semiconductor**

**Low Resistance
Source/Drain**

From My Files

2008 ISS US

Gate Oxide Scaling




Gate oxide scaling is reaching its limits

2008 ISS US


Source: Intel P. Gargini 19

Mobility Innovation


Strained
P-Channel
Transistor



Strained
N-Channel
Transistor




Hole Mobility as a Function of Vertical Effective Field




Problem Statement

- SiON scaling running out of atoms
- Poly depletion limits inversion T_{OX} scaling




Capacitance Reduction



=>Metal Gate is needed to eliminate polysilicon depletion

High-k Dielectric reduces leakage substantially



Benefits compared to current process technologies

	High-k vs. SiO ₂	Benefit
Capacitance	60% greater	<i>Much faster transistors</i>
Gate dielectric leakage	> 100x reduction	<i>Far cooler</i>

intel

November 4th, 2003



R.Chau

10

P. Gargani 24

Continuation of Moore's Law

Process Name	P856	P858	Px60	P1262	P1264	P1266	P1268	P1270
1st Production	1997	1999	2001	2003	2005	2007	2009	2011
Process Generation	0.25 μ m	0.18 μ m	0.13 μ m	90 nm	65 nm	45 nm	32 nm	22 nm
Wafer Size (mm)	200	200	200/300	300	300	300	300	300
Inter-connect	Al	Al	Cu	Cu	Cu	Cu	Cu	?
Channel	Si	Si	Si	Strained Si	Strained Si	Strained Si	Strained Si	Strained Si
Gate dielectric	SiO ₂	SiO ₂	SiO ₂	SiO ₂	SiO ₂	High-k	High-k	High-k
Gate electrode	Poly-silicon	Poly-silicon	Poly-silicon	Poly-silicon	Poly-silicon	Metal	Metal	Metal

Introduction targeted at this time

Subject to change

R.Chau

Intel found a solution for High-k and metal gate

November 4th, 2003

Agenda

- Yesterday
- Today
- Tomorrow
- The Day after Tomorrow


A 45nm Logic Technology with High-k + Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging

K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau^{*}, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He[#], J. Hicks[#], R. Heussner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz[#], B. McIntyre, P. Moon, J. Neiryneck, S. Pae[#], C. Parker, D. Parsons, C. Prasad[#], L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren[%], J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, K. Zawadzki

**Portland Technology Development, ^{*}CR, [#]QRE, [%]PTM
Intel Corporation**

Contacted Gate Pitch


- Transistor gate pitch of 160 nm continues 0.7x per generation scaling



Tightest contacted gate pitch reported for 45 nm generation
IEDM 2007

SRAM Cells


- 0.346 μm^2 and 0.382 μm^2 SRAM cells
 - Optimize density and power/performance



Transistor density doubles every two years

SRAM Array Density


- SRAM array density achieves 1.9 Mb/mm²
 - Includes row/column drivers and other circuitry



Array density scales at ~2X per generation


IEDM 2007

Gate Oxide Leakage




Gate oxide scaling stopped due to leakage

Gate Oxide Leakage



High-k dielectric breaks through this barrier


Transistor Process Flow





High-k + Metal gate transistor formation complete

Transistor Features

- 35 nm min. gate length
- 160 nm contacted gate pitch
- 1.0 nm EOT Hi-K
- Dual workfunction metal gate electrodes
- 3RD generation of strained silicon




Scaling trend for inversion electrical TOX




Gate Leakage

- Gate leakage is reduced $>25X$ for NMOS and $1000X$ for PMOS



NMOS I_{DSAT} vs. I_{OFF}




1.36 mA/ μ m at $I_{OFF} = 100$ nA/ μ m

12% better than 65 nm


IEDM 2007

3RD Generation Strained Silicon



- **Increased Ge fraction**
 - 90 nm: 17% Ge
 - 65 nm: 23% Ge
 - 45 nm: 30% Ge
- **SiGe closer to channel**

PMOS I_{DSAT} VS. I_{OFF}




1.07 mA/ μ m at $I_{OFF} = 100$ nA/ μ m

51% better than 65 nm

IEDM 2007

Transistor Performance vs. Gate Pitch




Simultaneous performance and density improvement

Transistor Reliability Challenges

- Defect types in SiO_2 have been studied for decades
- New defect types for high-k need to be suppressed
- T_{INV} scaled $\sim 0.7X$ relative to 65 nm
 - Need to support 30% higher E-field

Transistor Reliability - TDDB*





45nm High-k + Metal Gate supports 30% higher E-field

Transistor Reliability: Bias Temperature

PMOS NBTI

45 nm Hi-k + MG supports
50% higher E-field



NMOS PBTI


45 nm Hi-k + MG supports
15% higher E-field

65nm: Bai, 2004 IEDM



High-k + Metal Gate Transistors

- ✓ Integrated 45 nm CMOS process
- ✓ High performance
- ✓ Low leakage
- ✓ Meets reliability requirements
- ✓ Manufacturable in high volume



Low Resistance Layer

Work Function Metal
Different for NMOS and PMOS

High-k Dielectric
Hafnium based


Silicon Substrate

“The implementation of high-k and metal gate materials marks the biggest change in transistor technology since the introduction of polysilicon gate MOS transistors in the late 1960s”

Gordon Moore

Interconnects

- Metal 1-3 pitches match transistor pitch
- Graduated upper level pitches optimize density & performance
- Lower layer SiCN etch stop layer thinned 50% relative to 65 nm
- Extensive use of low-k ILD



Beyond 45nm ...


Intel First to Demonstrate Working 32 nm SRAM + Logic Chips

M.Bohr

September 18th, 2007

2008 ISS US

Intel SRAM Cell Size Trend



The smaller the SRAM cell, the more transistors that can be packed on a chip and utilized for more features

Transistor density continues to double every 2 years

September 18th, 2007


2008 ISS US

Agenda

- Yesterday
- Today
- Tomorrow
- The Day after Tomorrow

Tri-Gate Transistor:

"A template for the future"




Technical details presented at:
ISSDM Conference, Japan, Sept 17, 2002

R.Chau


2008 ISS US

Benefits of Tri-Gate architecture

NMOS




NMOS




- Si planar transistors become exceedingly hard to scale
- Tri-gate architecture improves electrostatics significantly and extends transistor scalability

Tri-Gate FIN Critical Dimensions




VLSI Symposium, 6-2006

Tri-Gate On Bulk!



Silicon

The Key is Optimizing the Integration



1. Tri-gate gives better off current and therefore less wasted power
2. High k – metal gate gives both higher speed and less wasted power
3. Strained Si produces higher speed and less wasted power

The sum of all these pieces is once again world leading transistors

2008 ISS US

Agenda

- Yesterday
- Today
- Tomorrow
- **The Day after Tomorrow**

The Hunt for Mobility

$$I_{DSAT} \propto \frac{W}{L} \cdot \underset{\uparrow}{\mu} \cdot C_{OX}$$



Picking the Right High- μ Material

Material \Rightarrow Property \Downarrow	Si	Ge
Electron mobility	1600	3900
Hole mobility	430	1900
Bandgap (eV)	1.12	0.66
Dielectric constant	11.8	16

Why Ge?

- More symmetric and higher carrier mobilities
 - Highest hole mobility
- Easier integration on Si
- Lower temperature processing


2008 ISS US

IMEC Ge pMOSFET

IMEC: M Meuris, M Heyns



Intel: D Brunco, P Zimmerman

Hole mobility vs effective field




P Zimmerman *et al.*, IEDM 2006

- **Ge pMOS** mobilities up to 358 cm²/Vs at 12 Å EOT with a gate leakage less than 0.01 A/cm² at $V_t + 0.6$ V. (6 ML of Epi-Si)
- High performance Ge pMOS transistors with L_g from 10 to 0.125 μm. (future target L_g to 50 nm)



Full conductance measurement at low temperature allows correct interface trap density extraction




Acceptor type interface traps near the conduction band explain good performing pMOS

traps are neutral and don't severely reduce channel mobility

and bad performing nMOS

charged traps reduce mobility and lower amount of free carriers

Reducing Ge surface states




D. Kuzum, et al., *IEEE IEDM* Dec. 2007

2008 ISS US





Ge N- and P-MOS Mobility with GeO_xN_y

Electron Mobility



Hole Mobility




- Highest μ_n reported so far
- (111) gives ~50% high μ_n
- Need further improved dielectric stack to achieve high μ_n

D. Kuzum, et al., *IEEE IEDM* Dec. 2007

2008 ISS US





1967






Fig. 21 Surface-state density of a Si-SiO₂. Near the band edges the temperature method is used. At the midgap the conductance method is used (Ref. 9.)

Fig. 12.8 Dependence of the surface-state charge density on the ambient and temperature of the final heat treatment.¹⁸

40 Years Later



2007



ISS US

Increasing Electron Mobility



Increased mobility in the transistor channel leads to higher performance and less energy consumption

$$I_{DSAT} \propto \frac{W}{L} \cdot \underset{\uparrow}{\mu} \cdot C_{OX}$$



Relative mobility

	Compound Semiconductors		
Si	GaAs	InAs	InSb
1	8	33	50

Compound semiconductors have higher electron mobility than Si; InSb (indium antimonide) is highest of all

2008 ISS US

InSb QW* Transistor Fabrication



A two gate finger InSb QW transistor (QWFET*) is fabricated with gate air-bridge using mesa isolation

Source: Intel


*QW = Quantum Well

*FET = Field-effect Transistor

IEDM 2004

2008 ISS US

Depletion and Enhancement Mode




A novel gate recess process is used to fabricate enhancement mode InSb QWFETs



2008 ISS US




IEDM 2005

Speed, Power, Performance




InSb QWFETs show > 10x reduction in active power dissipation compared to Si MOSFETs

Engineering Trade offs



Integration on Si Platform



Current research on incorporation of new transistor onto the existing Si platform

March 2006

2008 ISS US

Heterogeneous Integration of Enhancement Mode $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ Quantum Well Transistor on Silicon Substrate using Thin ($\leq 2\ \mu\text{m}$) Composite Buffer Architecture for High-Speed and Low-voltage (0.5V) Logic Applications

M. K. Hudait, G. Dewey, S. Datta, J. M. Fastenau*, J. Kavalieros, W. K. Liu*, D. Lubyshev*,
R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit and Robert Chau
Technology and Manufacturing Group, Intel Corporation, Hillsboro, OR-97124, USA
*IQE Inc, Bethlehem, USA
Contact: robert.s.chau@intel.com

Abstract

This paper describes for the first time, the heterogeneous integration of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ quantum well device structure on Si substrate through a novel, thin composite metamorphic buffer architecture with the total composite buffer thickness successfully scaled down to $1.3\ \mu\text{m}$, resulting in high-performance short-channel enhancement-mode $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs on Si substrate for future high-speed digital logic applications at low supply voltage such as 0.5V.

2007 IEDM

2008 ISS US

$n^{++}\text{-In}_{0.53}\text{Ga}_{0.47}\text{As}$ contact	: 20 nm
InP etch stop	: 6 nm
$\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ top barrier	: 8 nm
Si delta-doped layer	
$\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ spacer layer	: 5 nm
$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ channel	: 13 nm
$\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ bottom barrier	: 100 nm
$\text{In}_x\text{Al}_{1-x}\text{As}$ graded buffer ($x=0.52$): 0.7-1.1 μm	
GaAs nucleation and buffer layer: 0.5-2.0 μm	
4°(100) Offset p-type Si substrate	



Fig.1: Heterogeneous integration of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs on Si using metamorphic composite buffer architecture consisting of GaAs and $\text{In}_x\text{Al}_{1-x}\text{As}$ graded buffer layers. The composite buffer in this work has total thickness in the range of 1.3 μm to 3.2 μm .




Fig. 2a: Cross-sectional TEM image of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFET on Si using 1.5 μm composite buffer. The misfit and threading dislocations are predominantly contained in the composite buffer, with the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QW virtually defect-free.




Fig. 2b: Cross-sectional TEM image of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFET on Si using composite buffer with total thickness of 1.3 μm . The active $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QW is virtually defect-free.

2007 IEDM

2008 ISS US




Fig. 8: I_D - V_{DS} characteristics of enhancement-mode $L_G=80\text{nm}$ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFET on Si with $1.3\mu\text{m}$ composite buffer at room temperature.




Fig. 9a: Drain current (I_D) and gate leakage (I_G) versus V_G of enhancement-mode $L_G=80\text{nm}$ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFET on Si with $2\mu\text{m}$ composite buffer at room temperature. $V_T = +0.07\text{V}$, $I_{\text{On}} = 0.25\text{mA}/\mu\text{m}$, $I_{\text{On}}/I_{\text{Off}} = 2500$ at $V_{DS}=0.5\text{V}$ with 0.5V V_G swing.




Fig. 9b: Drain current (I_D) and gate leakage (I_G) versus V_G of enhancement-mode $L_G=80\text{nm}$ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFET on Si with $1.3\mu\text{m}$ composite buffer at room temperature. $V_T = +0.11\text{V}$, $I_{\text{On}} = 0.32\text{mA}/\mu\text{m}$, $I_{\text{On}}/I_{\text{Off}} = 2150$ at $V_{DS}=0.5\text{V}$ with 0.5V V_G swing.




Fig. 10: Threshold voltage (V_T) as a function of L_G for enhancement-mode (e-mode) and depletion-mode (d-mode) $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs on Si. Positive V_T shift of about 600mV from d-mode operation to e-mode operation was accomplished through gate recess etch.




Fig. 11: Sub-threshold slope (SS) as a function of L_G for e-mode and d-mode $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs on Si, showing improved SS of e-mode over d-mode devices due to shorter gate to channel separation in e-mode.





Fig. 12: DIBL as a function of L_G for e-mode and d-mode $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs on Si, showing improved DIBL of e-mode devices over d-mode due to shorter gate to channel separation in e-mode.

The R&D Pipeline



10th Anniversary of ITRS!

<http://public.itrs.net>

1991
Micro Tech 2000
Workshop Report

1992NTRS

1994NTRS

1997NTRS

Europe

Japan

Korea

Taiwan

USA

1998ITRS
Update

1999ITRS

2000ITRS
Update

2001ITRS

2002ITRS
Update

2003ITRS

2004ITRS
Update

2005ITRS


2006ITRS
Update

2007ITRS

2008 ISS US



Moore's Law Will Outlive CMOS



Conclusions

- Multiple Technical Red Brick Walls of the past have been overcome
- Multiple viable technical options exist for the next 10-15 years
- Device technology will not be a show stopper for the foreseeable future

